

5 Storage Elements

Student Group

First Name	Surname	Matrikel Nr.

Table of Contents

- 5. Storage Elements** 2
- 5.1 Evolution of a Flip-Flop** 2
 - 5.1.1 Flip-Flop as a Blackbox 2
 - 5.1.2 RS Flip-Flop - Open the Blackbox 3
 - 5.1.3 D-Latch - Solving the Inconsistencies 4
 - 5.1.4 Edge-Triggered D Flip-Flop - One at a time 5
 - 5.1.5 JK Flip-Flop - The Alternative to the undefined Behavior 6
 - 5.1.6 T Flip-Flop - changeable, when wanted 7
- 5.2 Convertibility of Flip-Flops** 8
 - 5.2.1 Look onto the problem + Reduce it down to the relevant part 8
 - 5.2.2 Build up a detailed truth table + look onto the relevant outputs 9
 - 5.2.3 Fill in and use a Karnaugh map + Create the logic circuit 10
- 5.3 Application of Flip-Flops** 11
 - 5.3.1 4-Bit Register based on D Flip-Flops 11
 - 5.3.2 Shift Register based on D Flip-Flops 11
 - 5.3.3 Frequency Divider based on T Flip-Flops 11
- Examples** 11
- further Links** 12

5. Storage Elements


In the previous chapter we have had a look onto memory devices, which store data even when no voltage is applied. This is great for longterm storage, like measurement data, pictures or music. The clock frequency of the storage element are often much lower than the internal frequency of the processor / controller. By this, the processor has to wait for the stored information due to high access time.

Therefore an controller-internal memory is advantageous. These are often called cache. Distinct storage elements have special properties, e.g. the written data changes the logic level of a pin ('foot') of the IC directly. We will now focus onto these controller-internal, fast memory, which consist of logic gates.

The name flip-flop stems from the fact, that the smallest logic circuit for storing data has to store binary values. Therefore, it has to show one of two stable states, and can flip into the other one by an external interaction.

5.1 Evolution of a Flip-Flop

A nice, short introduction can be found in the following video:



5.1.1 Flip-Flop as a Blackbox

In order to understand the wanted storage element, we will first look onto these element based on the IPO model (input-process-output).

The process of the storage element is to store two different states. This property can be implemented via two inverting gates which are interconnected in a feedback loop. The simple setup would be with NOT gates as shown in [figure 1](#).

Fig. 1: Storing two different states

Of course this simple elements misses inputs and outputs! Therefore we have to look into these now.

The input of this element needs at least two inputs. Often the following two are used:

- Set input: once this input is high, a 1 is stored. This input is marked as S .
- Reset input: once this input is low, a 0 is stored. This input is marked as R .

For the output also often two pins are shown. The pin Q outputs the stored data directly. The pin \bar{Q} outputs the inverted value.

Based on this simple requirements we can create the truth table.

- When $S=0$ and $R=0$, nothing changes and the outputs stay the same: $Q(n+1)=Q(n)$, $\bar{Q}(n+1)=\bar{Q}(n)$
- When $S=1$ and $R=0$, the stored information will be set: $Q(n+1)=1$, $\bar{Q}(n+1)=0$
- When $S=0$ and $R=1$, the stored information will be reset: $Q(n+1)=0$, $\bar{Q}(n+1)=1$
- When $S=1$ and $R=1$, it is unclear what to do.




Fig. 2: truth table for the RS Flip-Flop

In figure 2 the last input ($S=1$, $R=1$) reaches a not defined state. This state have to be investigated more later.

5.1.2 RS Flip-Flop - Open the Blackbox

First, the storage device have get some inputs in order to change the stored stage. For This, a “switchable” NOT-gate is needed. Looking back to the chapter [Boolean Algebra - Convertibility of Gates](#), this can be achieved by NAND gates or NOR gates.

In figure 3 a first approach is shown.

Fig. 3: storage device based on NAND or NOR

But how are the inputs X_0 and X_1 related to S and R , as well as the outputs Q and \bar{Q} to Y_0 and Y_1 ?

In this introduction, only flip-flops based on NOR gates are discussed - but flip-flops are can also be build up with NAND gates. In figure 4 such a NOR flip-flop is shown. Compared to figure 3 the outputs had to be rearranged in order to have the pins sorted as shown in the logic symbol (see figure 5)

So let's analyze how this setup works! Therefore, the circuit in figure 4 has to be analyzed:

1. Initially, $Q=0$ and the both inputs are 0 . This is due to the facts, that:
 1. The upper NOR gate has also two 0 s as an input a outputs consequently $\bar{Q}=1$.
 2. This 1 is also an input to the lower NOR gate.
 3. This respectively generates $Q=0$. This situation is stable.
2. When setting $S=1$ multiple things will happen successively:

1. At first, the upper NOR gate has a 1 on the input, which results into a 0 at the output, and on Q .
2. With $Q=0$ also both inputs of the lower NOR gate are 0 .
3. Therefore, the lower gate generates $Q=1$.
3. The stored data is also stable:
 1. This means $Q=1$, even when going back to the initial state $S=0$ and $R=0$.
 2. The upper NOR gate still has one input set to 1 and consequently still generates a 0 .
4. The only way to clear Q (i.e. to set $Q=0$) is by setting $R=1$
 1. This this input the lower NOR gate has a 1 as an input and outputs $Q=0$.
 2. By $Q=0$ the inputs of the upper NOR gate also both get 0 .
 3. This results in $Q=1$

The only problem (or better inconsistency) appears, when setting both inputs to 1 :

- By this, both NOR gates generates 0
- This on the one hand creates $Q=1$ and $Q=1$, which is not consistent.

This will get even more problematic:

- Both gates show typically not the exact same behaviour in respect to setting their outputs on a sub-microsecond scale to the voltage comparable with the logic 1 or 0 .
- Therefore, once one will set the flip-flop back to the initial state $S=0$ and $R=0$ both NOR gates compete to set their output to 1 . The faster one will win.
- This results in an arbitrary behavior.

Fig. 4: The RS Flip-Flop (based on NOR gates)




Fig. 5: The RS Flip-Flop

5.1.3 D-Latch - Solving the Inconsistencies

In order to solve this undefined behavior one simple solution is to have the reset input R be always the negation of S ¹. The input name is now changed to D , which refers to the stored data.

This single input solution is shown in [figure 6](#). The upper circuit in [figure 6](#) shows a common problem: when the circuit is not prepared correctly, the output could show an intermediate inconsistent situation. This can be seen for the switch from $D=0$ to $D=1$. For a short time the outputs are $Q=/Q=0$. A solution is to use a **buffer** (symbol " \triangleright "). A buffer delays the signal for a similar timespan like a NOT-gate, but without negating the signal (shown in [figure 6](#) below).

Fig. 6: The RS Flip-Flop (based on NOR gates)

However, this circuit rises a "small problem": now the state can be changed, but set and reset is based on one single input. Therefore, it is not a storage device, but more a kind of a delay: when the input data changes, the output changes after a constant short timespan, too.

In order to solve this next problem, another input E for enable is introduced (see figure 7). Only for $E=1$ changes in the stored states are possible: For $E=1$ the circuit gets **transparent**. Once $E=0$, no changes in the state can be done.

The given circuitry is also called **D-Latch** with the symbol shown in figure 8.

Generally, the term latch is used, when there is a transparent time span. Otherwise the circuit is called flip-flop.

Fig. 7: The D Latch





Fig. 8: Symbol and truth table of the D-Latch

5.1.4 Edge-Triggered D Flip-Flop - One at a time


In digital systems the data processing is done clocked (i.e. once in a cycle). In the sub-chapter before, the input C was introduced. Once this input changes to $C=0$, the data could be used in the next logic stage.

Digital systems often need to be power efficient, in order to save energy and avoid overheating. A disadvantage of the D-latch is, that in the transparent phase, the signal can change often until it gets stored at the end of the phase. For every transistion, a small additional current flow is needed. Therefore, the D-latch is not as power efficient, and would also pass on the transistions to the next logic stages.

In order to change the full transparency into a single change per cycle, a circuit based on two D-latches in series can be used. In figure 9 the two latches can be seen in the upper part. The first latch is enabled with the negated **clock input** C . Therefore, the first latch is only transparent for $C=0$. The second latch gets the double negated clock input, which means, it is only transparent for $C=1$. The output is changed (and D is stored only for the switch from $C=0$ to $C=1$. By this, the state of D is only stored, when switching C . When the switch from $C=0$ to $C=1$ is used, then this point in time is called **positive edge**.

The lower part in figure 9 and figure 10 shows the symbol of the D flip-flop.

Fig. 9: The Edge-Triggered D Flip-Flop




pos.edge triggered D Flip Flop			
C	D	$Q_{(n-1)}$	$/Q_{(n-1)}$
-	-	$Q_{(n)}$	$/Q_{(n)}$
↑	0	0	1
↑	1	1	0

Fig. 10: The D Flip-Flop

There are some important timing issues of all the flip-flops and latches, which will be discussed here. For this, the timing diagram of a positive edge triggered D flip-flop is shown in figure 11. The upper line depicts the clock \$C\$, the middle line the data \$D\$ and the lower one the output \$Q\$.

1. The first positive edge, shows a delay between the triggering edge on \$C\$ and a resulting change in \$Q\$. This is called the **propagation delay time** t_{PD} . This delay reflects the time for the flip-flop to “process” the data.
2. At the second positive edge the data line \$D\$ is long enough low in order to switch the state of the flip-flop to \$0\$.
3. At the third edge, the **setup time** t_{su} and the **hold time** t_h is shown. When the change of the data input \$D\$ is not long enough the state of the flip-flop is likely not to be changed. The data on the third edge starts too late to be high. Therefore, the output \$Q\$ stays \$0\$.
4. On the last edge the data input is not long enough at high to change the internal state of the flip-flop.

Fig. 11: timing of input, clock and output on a Flip-Flop



5.1.5 JK Flip-Flop - The Alternative to the undefined Behavior


The D flip-flop was generated based on a circuit with a series connection of two latches. Another idea could be to try a similar logic circuit based on two RS flip-flops. This can be seen in figure 12. It looks

like a valid storage device: with $R=1$ and $S=0$ a rising edge clears the stored bit $Q=0$. Respectively, with $R=0$ and $S=1$ the stored bit is set and the output is $Q=1$. However, $S=1$ and $R=1$ still creates an undefined behavior.

Fig. 12: First trial of a different edge triggered Flip-Flop

A nice tweak is to feedback the outputs Q and \bar{Q} to the input AND-gate (see figure 13). This prohibits the undefined behaviour. At the beginning the output Q and \bar{Q} is set correctly on the rightside RS flip-flop. Therefore, the feedback of Q and \bar{Q} only enables one AND-gate. With this start the undefined states cannot be reached anymore. The input $R=1$ and $S=1$ creates instead a toggling output for each edge on the clock C . This can also be seen in the truth table in figure 14.

Fig. 13: edge triggered JK Flip-Flop




pos. edge triggered JK Flip Flop				
C	J	K	$Q_{(n+1)}$	$\bar{Q}_{(n+1)}$
-	-	-	$Q_{(n)}$	$\bar{Q}_{(n)}$
↑	0	0	$Q_{(n)}$	$\bar{Q}_{(n)}$
↑	0	1	0	1
↑	1	0	1	0
↑	1	1	$\bar{Q}_{(n)}$	$Q_{(n)}$

Fig. 14: Symbol and Truth Table of the edge triggered JK Flip-Flop

5.1.6 T Flip-Flop - changeable, when wanted

For the JK flip-flop one input value toggles the output. This can also be used to create a new type of flipflop. For this the J and K inputs are combined to a T (=toggle) input. This can also be seen in the truth table in figure 16.

Fig. 15: edge triggered T flip flop



pos. edge triggered T Flip Flop			
C	T	$Q_{(n+1)}$	$/Q_{(n+1)}$
-	-	$Q_{(n)}$	$/Q_{(n)}$
↑	0	$Q_{(n)}$	$/Q_{(n)}$
↑	1	$/Q_{(n)}$	$Q_{(n)}$

Fig. 16: Symbol and Truth Table of the edge triggered T flip flop

5.2 Convertibility of Flip-Flops

The previous chapter showed different flip-flops - but which are important to understand and remember? Mainly, these are:

- the asynchronous RS flip-flop as a base of all the other flip-flops and its use in ICs like the timer 555
- the edge triggered D flip-flop as a simple storage device of one bit.
- the edge triggered T flip-flop as one building block for counter and other sequential logic

Interestingly, the flip-flops can be converted into each other with the tools of the previous chapters. For this the following "recipe" will be used:


1. Look onto the problem
2. Reduce it down to the relevant part
3. Build up a detailed truth table
4. Look onto the relevant outputs
5. Fill in and use a Karnaugh map
6. Create the logic circuit

This strategy shall now be used in order to set up a JK flip-flop based on a D flip-flop.

5.2.1 Look onto the problem + Reduce it down to the relevant part


The first step is to take a deeper look onto the problem: The idea is to emulate (or mimic) a JK flip-flop by the use of a D flip-flop and some logic circuit (see [figure 17](#)). So the main thing to find is the logic circuit.

Fig. 17: understanding the problem: JK flip-flop based on a D flip-flop



The truth tables of the two flip-flops are shown in figure 18. The relevant (and different) part here is for the rising edge. The other part is similar and does not need further investigation. Since the output $/Q$ always have to be the negation of Q , it is only necessary to get the output Q right.

Fig. 18: understanding the problem: JK flip-flop based on a D flip-flop



pos. edge triggered JK Flip Flop				
C	J	K	$Q_{(n+1)}$	$/Q_{(n+1)}$
-	-	-	$Q_{(n)}$	$/Q_{(n)}$
↑	0	0	$Q_{(n)}$	$/Q_{(n)}$
↑	0	1	0	1
↑	1	0	1	0
↑	1	1	$/Q_{(n)}$	$Q_{(n)}$

pos. edge triggered D Flip Flop			
C	D	$Q_{(n+1)}$	$/Q_{(n+1)}$
-	-	$Q_{(n)}$	$/Q_{(n)}$
↑	0	0	1
↑	1	1	0

5.2.2 Build up a detailed truth table + look onto the relevant outputs

Now, a full truth table of the problem has to be filled. In the chapters before, only the external inputs were related to the output. In this case here, the output is also related on the former internal state. For example, the output of JK flip-flop for $J=K=0$ only depends on what the internal state was before.

So now we have to consider the inputs AND the internal states in order to get the output values.

In the figure 19 the truth table for the JK flip-flop is shown on the left site. The each second line is marked darker for better understanding. On the right site a truth table is shown, which includes the relation to the internal state.

- For $J=0$ and $K=1$ the output have to be $Q_{(n+1)}=Q=0$ independent from the internal state
- For $J=1$ and $K=0$ the output have to be $Q_{(n+1)}=Q=1$ independent from the internal state

- For $J=0$ and $K=0$ the output will stay the same. Therefore $Q(n+1)=Q(n)$
- For $J=1$ and $K=1$ the output will get inverted. Therefore $Q(n+1)=\neg Q(n)$

Fig. 19: Creating the truthtable for the JK flip-flop with $Q(n+1)$ as an input


pos. edge triggered JK Flip Flop				
C	J	K	$Q(n+1)$	$\neg Q(n+1)$
-	-	-	$Q(n)$	$\neg Q(n)$
↑	0	0	$Q(n)$	$\neg Q(n)$
↑	0	1	0	1
↑	1	0	1	0
↑	1	1	$\neg Q(n)$	$Q(n)$

Truthtable for Logic			
J	K	$Q(n)$	$Q(n+1)$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

When looking onto this table, one has now to recap, what the main goal is: What does the combinatorial logic in front of the D flip-flop look like?

In figure 20 the circuitry of figure 17 is redrawn but now with the input and output variables of the wanted combinatorial logic. Based on the truthtable of the flip-flop (figure 18) it is clear, that the D flip flop simply delays the output for one cycle. Therefore, the input D for the D flip-flop is equal to $Q(n+1)$ in figure 19


Fig. 20: understanding the problem: JK flip-flop based on a D flip-flop



5.2.3 Fill in and use a Karnaugh map + Create the logic circuit

Based on the truthtable in figure 19 a Karnaugh map can be generated. This is shown in figure 21.

Fig. 21: Karnaugh Map for output D based on inputs J, K and $Q(n)$



The boolean formula for D is therefore: $D = J \cdot \overline{Q(n)} + Q(n) \cdot \overline{K}$.
 With this, the logic circuit can be generated (see figure 22).

Fig. 22: Simulation of a JK Flip-Flop based on a D Flip-Flop

5.3 Application of Flip-Flops

5.3.1 4-Bit Register based on D Flip-Flops

Fig. 23: 4-Bit Register based on D Flip-Flops

5.3.2 Shift Register based on D Flip-Flops

Fig. 24: 4Shift Register based on D Flip-Flops

5.3.3 Frequency Divider based on T Flip-Flops

Fig. 26: Asynchronous Shift Register based on T Flip-Flops

Fig. 26: Asynchronous Shift Register based on D Flip-Flops

Examples

Fig. ##: Shift Register with synchronous Load

Fig. 31: Shift Register with synchronous Load, Direction Bit and Sout

further Links

- https://www.electronics-tutorials.ws/sequential/seq_1.html
- https://www.electronics-tutorials.ws/counter/count_1.html

1)

Another easy way would be to have a **dominant** input, which overrules the other one, when both inputs are \$1\$

From:

<https://mexle.te.hs-heilbronn.de/> - MEXLE Wiki

Permanent link:

https://mexle.te.hs-heilbronn.de/introduction_to_digital_systems/storage_elements?rev=1636986501

Last update: **2021/11/15 15:28**

