

Block 04 – Kirchhoff's laws

Student Group

First Name	Surname	Matrikel Nr.

Table of Contents

Block 04 – Kirchhoff's laws	2
Learning objectives	2
Preparation at Home	2
90-minute plan	2
Core Content	2
Nodes, Branches, and Loops	2
Reshaping Circuits	4
Kirchhoff's Current Law (KCL)	5
Example / micro-exercise	5
Parallel circuit of resistors	5
Current divider	6
Kirchhoff's Voltage Law (KVL)	7
Example / micro-exercise	8
Series circuit of resistors	8
From laws to tools (preview)	9
Common pitfalls	10
Exercises	10
Exercise 2.3.1 Branches and Nodes	10
Exercise 2.3.2 Branches and Nodes (with explanation)	10
Exercise 2.3.3 Reshaping circuits	11
Exercise 2.4.1 Current divider	11
Exercise 2.4.2 two resistors	11
Exercise 4.3 KVL in a loop (source + two resistors)	12
Exercise 2.4.3 Three Resistors	12
Embedded resources	12
Summary	13

Block 04 — Kirchhoff's laws

Learning objectives

After this 90-minute block, you can

- Identify nodes, branches, and (essential) loops in DC circuits and draw consistent reference arrows for U and I (passive/active sign conventions).
- State and apply **Kirchhoff's Current Law (KCL)** at an arbitrary node and **Kirchhoff's Voltage Law (KVL)** around a loop.
- Translate between verbal circuit descriptions and node/loop equations; check signs and units; solve for unknown currents/voltages in small networks.
- Use KCL/KVL as the foundation for upcoming techniques (series/parallel, dividers, bridges, source equivalents).

Preparation at Home

As always:

- Please read through the following chapter.
- Also here, there are some clips for more clarification under 'Embedded resources' (check the text above/below, sometimes only part of the clip is interesting).

For checking your understanding please do the following exercises:

- 2.3.3 (1)
- 2.4.3

90-minute plan

1. Warm-up (10 min): What is a "node"? what is a "mesh"? quick sketch-and-label drill.
2. Core concepts (40 min): reference arrows & sign conventions → KCL at a node → KVL in a loop → dimensional check.
3. Worked examples (20 min): one KCL node solve; one KVL loop solve with a source and two resistors.
4. Guided practice (15–20 min): short tasks (incl. sims/drawings below).
5. Wrap-up (5 min): checklist, common pitfalls, outlook to Block 05 (series/parallel, dividers, bridge).


Core Content

Nodes, Branches, and Loops

Electrical circuits typically have the structure of networks. Networks consist of two elementary structural elements:

1. **Branches** (German: Zweige): Connections between two nodes.
2. **Node** (German: Knoten): Connection “point” of several branches.


Fig. 1: circuitry and mesh



Please note in the case of electrical circuits, we will use the following definition:

1. **Branches** contain at least one component.
2. **Nodes** connect more than two branches. Since the wire in a circuit diagram is an ideal conductor, all connected wires to a node are at the same voltage level. Therefore the node in the circuit diagram can also be spatially extended by the wires.

Fig. 2: nodes, branches and loops



Sometimes there is a differentiation between “simple nodes” (only connecting 2 branches) and “principal nodes” (connecting more than 2 branches). We will in the following often only mark the connection of more than two branches with a node.

Branches in electrical networks are also called two-terminal networks. Their behavior is described by current-voltage characteristics and explained in more detail in [block06](#).

In addition, another term is to be explained:

A loop begins and ends at the same node and runs over at least one further node.

Since a voltmeter can also be present as a component between two nodes, it is also possible to close a loop by a drawn voltage arrow (cf. U_1 in [figure 2](#)).

Please keep in mind, that usually the entire behavior of networked circuits almost always changes when a change occurs in one branch or at one node. This is in contrast to other cause-effect relationships, but comparable to changes in other larger networks, e.g. a traffic jam in the road network, due to which other roads experience a higher load. For electrical engineering, this means that in the case of changing circuits, the focus is often on determining the interrelationships (formulas, current-voltage characteristics) and not on a single numerical value.

Reshaping Circuits

With the knowledge of nodes, branches, and meshes, circuits can be simplified. Circuits can be reshaped arbitrarily as long as all branches remain at the same nodes after reshaping. The [figure 3](#) shows how such a transformation is possible.




Fig. 3: Example of circuit conversion

For practical tasks, repeated trial and error can be useful. It is important to check afterward that the same components are connected to each node as before the transformation.

Kirchhoff's Current Law (KCL)

Fig. 4: Kirchhoff's current law



In any node, the algebraic sum of currents is zero. All reference arrows are drawn either **into** or **out of** the node.
$$\sum_{\nu=1}^n I_{\nu} = 0$$

Interpretation: the sum of currents flowing **into** a node equals the sum flowing **out of** that node → no net charge accumulation in steady DC.

Sign rule used here. If you write currents with reference arrows **toward** the node as positive, and **away** from the node as negative, KCL is $\sum I_x = 0$. (Any one consistent choice is fine.)

Example / micro-exercise

At node N , suppose $I_1 = 2.00 \text{ A}$ and $I_2 = 0.50 \text{ A}$ flow **into** the node, and I_3 flows **out** of the node. With “into” positive:
$$I_1 + I_2 - I_3 = 0 \Rightarrow I_3 = 2.50 \text{ A}$$


Units check: $[I] = \text{A}$ on every term, so the sum is consistent.

Dimensional check (new formula). In the **current divider** relation $I_1/I_2 = G_1/G_2$, both sides are ratios → dimensionless. Since $[G] = \text{S}$, the unit cancels in a ratio.

Parallel circuit of resistors

From Kirchhoff's current law, the total resistance for resistors connected in parallel can be derived ([figure 5](#)):

Fig. 5: Parallel circuit



Since the same voltage U_{ab} is dropped across all resistors, using Kirchhoff's current law:

$$\frac{U_{ab}}{R_1} + \frac{U_{ab}}{R_2} + \dots + \frac{U_{ab}}{R_n} = \frac{U_{ab}}{R_{eq}}$$

$$\rightarrow \frac{1}{R_1} + \frac{1}{R_2} + \dots + \frac{1}{R_n} = \frac{1}{R_{eq}} = \sum_{x=1}^n \frac{1}{R_x}$$

Thus, for resistors connected in parallel, the equivalent conductance G_{eq} (German: *Ersatzleitwert*) is the sum of the individual conductances: $G_{eq} = \sum_{x=1}^n G_x$

In general: the equivalent resistance of a parallel circuit is always smaller than the smallest resistance.

Especially for two parallel resistors R_1 and R_2 applies:

$$\boxed{R_{eq} = R_1 \parallel R_2 = \frac{R_1 \cdot R_2}{R_1 + R_2}}$$

Current divider

The current divider rule shows in which way an incoming current on a node will be divided into two outgoing branches. The rule states that the currents I_1, \dots, I_n on parallel resistors R_1, \dots, R_n behave just like their conductances G_1, \dots, G_n through which the current flows.

$$\frac{I_1}{I_{res}} = \frac{G_1}{G_{res}}$$

$$\frac{I_1}{I_2} = \frac{G_1}{G_2}$$

The rule also be derived from Kirchhoff's current law:

1. The voltage drop U on parallel resistors R_1, \dots, R_n is the same.
2. When $U_1 = U_2 = \dots = U$, then the following equation is also true: $R_1 \cdot I_1 = R_2 \cdot I_2 = \dots = R_{\text{eq}} \cdot I_{\text{res}}$.
3. Therefore, we get with the conductance: $\frac{I_1}{G_1} = \frac{I_2}{G_2} = \dots = \frac{I_{\text{eq}}}{G_{\text{res}}}$

Kirchhoff's Voltage Law (KVL)

Around any closed loop, the algebraic sum of voltages is zero:
$$\boxed{\sum_{\nu=1}^n U_{\nu} = 0} \quad \text{\end{align*}}$$

Equivalently: the sum of rises equals the sum of drops along the chosen loop direction. The result does **not** depend on the specific path between two nodes.

Fig. 6: loop law

Sign rule used here. Choose a loop direction (often clockwise). A voltage arrow **aligned** with the loop direction is added; **opposed** to it is subtracted. (Source polarities must respect the active/passive conventions fixed earlier.)

Example / micro-exercise

Series loop with source $U_{\text{s}}=12.0\text{ V}$, resistors $R_1=3.0\ \Omega$, $R_2=5.0\ \Omega$. With passive sign convention across both resistors and loop direction from the $++$ of the source:
$$-U_{\text{s}} + U_{R_1} + U_{R_2} = 0, \quad U_{R_k} = R_k I.$$

Thus


$$I = \frac{U_{\text{s}}}{R_1 + R_2} = \frac{12.0\text{ V}}{8.0\ \Omega} = 1.50\text{ A}$$

$$U_{R_1} = 4.50\text{ V}, \quad U_{R_2} = 7.50\text{ V}$$

$$-12.0\text{ V} + 4.50\text{ V} + 7.50\text{ V} = 0. \quad (\text{Check: volts add algebraically to } 0.)$$

Series circuit of resistors

Fig. 7: series circuit



Using Kirchhoff's voltage law, the total resistance of a series circuit (in German: *Reihenschaltung*, see figure 7) can be easily determined:

$$\begin{aligned} U_1 + U_2 + \dots + U_n &= U_{\text{res}} \\ R_1 \cdot I_1 + R_2 \cdot I_2 + \dots + R_n \cdot I_n &= R_{\text{eq}} \cdot I \end{aligned}$$

Since in a series circuit, the current through all resistors must be the same - i.e. $I_1 = I_2 = \dots = I$ - it follows that:

$$\begin{aligned} R_1 + R_2 + \dots + R_n &= R_{\text{eq}} = \sum_{x=1}^n R_x \end{aligned}$$

In general: The equivalent resistance of a series circuit is always greater than the greatest resistance.

From laws to tools (preview)

KCL and KVL immediately yield:

- **Series**: same current through all series elements \rightarrow voltages add, $R_{\text{eq}} = R_1 + R_2 + \dots$.

- **Parallel:** same voltage across all parallel elements \rightarrow currents add, $G_{\text{eq}} = G_1 + G_2 + \dots$.
- **Dividers** and **bridge** behavior follow from the same laws. (We will formalize these in [Block05](#).)

For orientation, the short slides you cross-check with present the same sequence: KCL/KVL \rightarrow resistive networks \rightarrow (later) real sources and two-port models.


Common pitfalls

- **Mixed conventions:** do not swap passive/active mid-solution. Fix reference arrows once, then stick to them.
- **Sign slips:** in KVL, mark loop direction on the drawing; in KCL, decide “in is $+$ ” (or “out is $+$ ”) and keep it for *all* terms.
- **Units:** always write A for currents and V for voltages in interim and final results.

Exercises


Exercise 2.3.1 Branches and Nodes

Fig. 8: Branches and Nodes




For the markings in the circuits in [figure 8](#) indicate whether it is a branch, a node, or neither.

Exercise 2.3.2 Branches and Nodes (with explanation)



Exercise 2.3.3 Reshaping circuits

Fig. 9: more Branches and Nodes



Reshape the circuits in [figure 9](#).

Exercise 2.4.1 Current divider

Fig. 10: Current divider

In the simulation in [figure 10](#) a current divider can be seen. The resistances are just inversely proportional to the currents flowing through it.

1. What currents would you expect in each branch if the input voltage were lowered from 5 V to 3.3 V ? After thinking about your result, you can adjust the Voltage (bottom right of the simulation) accordingly by moving the slider.
2. Think about what would happen if you flipped the switch before you flipped the switch. After you flip the switch, how can you explain the current in the branch?

Exercise 2.4.2 two resistors

Two resistors of $18\ \Omega$ and $2\ \Omega$ are connected in parallel. The total current

of the resistors is $3\ \Omega$.

Calculate the total resistance and how the currents are split to the branches.

Solution

The substitute resistor can be calculated to
$$R_{\text{eq}} = \frac{R_1 R_2}{R_1 + R_2} = \frac{18\ \Omega \cdot 2\ \Omega}{18\ \Omega + 2\ \Omega}$$
 The current through resistor R_1 is
$$I_1 = \frac{R_{\text{eq}}}{R_1} I = \frac{1.8\ \Omega}{18\ \Omega} \cdot 3\ \text{A}$$
 The current through resistor R_2 is
$$I_2 = \frac{R_{\text{eq}}}{R_2} I = \frac{1.8\ \Omega}{2\ \Omega} \cdot 3\ \text{A}$$

Final result

The values of the substitute resistor and the currents in the branches are
$$R_{\text{eq}} = 1.8\ \Omega \quad I_1 = 0.3\ \text{A} \quad I_2 = 2.7\ \text{A}$$

Exercise 4.3 KVL in a loop (source + two resistors)

Sketch a loop with $U_{\text{s}} = 5.00\ \text{V}$, $R_1 = 1.00\ \text{k}\Omega$, $R_2 = 1.00\ \text{k}\Omega$. Draw passive arrows across both resistors and choose clockwise loop direction.

Write KVL, solve I , then compute U_{R_1} and U_{R_2} . Confirm that algebraic sum equals $0\ \text{V}$.

Expected: $I = 2.50\ \text{mA}$, $U_{R_1} = 2.50\ \text{V}$, $U_{R_2} = 2.50\ \text{V}$.

Exercise 2.4.3 Three Resistors

Three equal resistors of $20\ \text{k}\Omega$ each are given.

Which values are realizable by the arbitrary interconnection of one to three resistors?

Solution



The resistors can be connected in series:
$$R_{\text{series}} = 3 \cdot R = 3 \cdot 20\ \text{k}\Omega$$
 The resistors can also be connected in parallel:
$$R_{\text{parallel}} = \frac{R}{3} = \frac{20\ \text{k}\Omega}{3}$$
 On the other hand, they can also be connected in a way that two of them are in parallel and those are in series to the third one:
$$R_{\text{res}} = R + \frac{R \cdot R}{R + R} = \frac{3}{2} R = \frac{3}{2} \cdot 20\ \text{k}\Omega$$

Final values

$$R_{\text{series}} = 60\ \text{k}\Omega \quad R_{\text{parallel}} = 6.7\ \text{k}\Omega \quad R_{\text{res}} = 30\ \text{k}\Omega$$



Embedded resources

Explanation of the different network structures (Graphs and trees are only needed in later chapters) Reshaping circuits



Kirchhoff's circuit laws

Derivation of the current divider with examples



Summary

- **KCL:** sum of signed currents at any node is $\$0\$$ (charge does not pile up in steady DC).
- **KVL:** sum of signed voltages around any loop is $\$0\$$ (potential differences are path-independent).
- **Conventions matter:** fix passive/active sign conventions once, then **stay consistent**.
- **Next:** apply KCL/KVL to build series/parallel laws, dividers, and bridges (Block 05); then model real sources and two-port equivalents.

From:

<https://mexle.te.hs-heilbronn.de/> - MEXLE Wiki

Permanent link:

https://mexle.te.hs-heilbronn.de/electrical_engineering_and_electronics_1/block04?rev=1760125050

Last update: **2025/10/10 21:37**

