Unterschiede

Hier werden die Unterschiede zwischen zwei Versionen angezeigt.

Link zu dieser Vergleichsansicht

Beide Seiten der vorigen Revision Vorhergehende Überarbeitung
Nächste Überarbeitung		 Vorhergehende Überarbeitung
circuit_design:uebung_3.5.2 [2021/11/11 19:46] – slinncircuit_design:uebung_3.5.2 [2023/06/26 14:04] (aktuell) – mexleadmin
Zeile 1: Zeile 1:
-<WRAP pagebreak></WRAP> <panel type="info" title="Excercise 3.5.2. Variations of the non-inverting amplifier"> <WRAP group><WRAP column 2%>{{fa>pencil?32}}</WRAP><WRAP column 92%>+<WRAP pagebreak></WRAP> <panel type="info" title="Exercise 3.5.2. Variations of the non-inverting amplifier"> <WRAP group><WRAP column 2%>{{fa>pencil?32}}</WRAP><WRAP column 92%>
  
 Below you will find circuits with an ideal operational amplifier, which are similar to the non-inverting amplifier and whose voltage gain $A_V$ must be determined. Below you will find circuits with an ideal operational amplifier, which are similar to the non-inverting amplifier and whose voltage gain $A_V$ must be determined.
Zeile 7: Zeile 7:
    * $R_1 = R_3 = R_4 = R$    * $R_1 = R_3 = R_4 = R$
   * $R_2 = 2 \cdot R$   * $R_2 = 2 \cdot R$
-  * $U_I$ comes from a low-resistance source +  * $U_\rm I$ comes from a low-resistance source 
-  * $U_O$ is due to a high-resistance consumer+  * $U_\rm O$ is due to a high-resistance consumer
  
 __Exercises__ __Exercises__
  
-  - Enter the voltage gain $A_V$ for each circuit. A detailed calculation as before is not necessary.+  - Enter the voltage gain $A_\rm V$ for each circuit. A detailed calculation as before is not necessary.
   - For Figure 7, indicate how the voltage gain can be determined.   - For Figure 7, indicate how the voltage gain can be determined.
-  - Generalize with justification how +  - Generalize with the following justifications: 
-      - a short circuit of the two OPV inputs must be taken into account, +      - How has a short circuit of the two OPV inputs must be taken into account? 
-      - Resistances are to be considered when doing this: +      - How do resistances have to be considered in the following cases: 
-        - with a terminal ("on one side") are directly and exclusively on an OPV input, +        - with one terminal (so "one connector") directly and exclusively on an OPV input, 
-        - with one terminal each are directly connected to an OPV input.+        - with both terminals each directly connected to an OPV input.
   - In which circuits do resistors $R_3$ and $R_4$ represent an unloaded voltage divider?   - In which circuits do resistors $R_3$ and $R_4$ represent an unloaded voltage divider?
  
-In order to approach the problems, you should try to use the knowledge from the inverting amplifier. It can be useful to simulate the circuits via [[http://www.falstad.com/circuit/|Falstad-Circuit]] or Tina TI. In the first two circuits, tips can be seen under the illustration as support. \\+To approach the problems, you should try to use the knowledge from the inverting amplifier. It can be useful to simulate the circuits via [[http://www.falstad.com/circuit/|Falstad-Circuit]] or Tina TI. In the first two circuits, tips can be seen under the illustration as support. \\
  \\  \\
-**__Important__**  : As always in your studies, you should try to generalize the knowledge gained from the task.+**__Important__**: As always in your studies, you should try to generalize the knowledge gained from the task.
  
 <WRAP onlyprint> **Tipps** <WRAP onlyprint> **Tipps**
  
   * How big is the current flow into the inverting and non-inverting input of an ideal operational amplifier? So what voltage drop would there be across a resistor whose one connection only leads to one input of the operational amplifier ($R_3$)?   * How big is the current flow into the inverting and non-inverting input of an ideal operational amplifier? So what voltage drop would there be across a resistor whose one connection only leads to one input of the operational amplifier ($R_3$)?
-  * The operational amplifier always tries to output as much current at the output that the required minimum voltage $U_D$ results between the inverting and non-inverting input. How high can $U_D$ be assumed? Can this voltage also be built up via a resistor ($R_4$)?+  * The operational amplifier always tries to output as much current at the output that the required minimum voltage $U_\rm D$ results between the inverting and non-inverting input. How high can $U_\rm D$ be assumed? Can this voltage also be built up via a resistor ($R_4$)?
   * Can different resistors (e.g. because they are between the same nodes) be combined?   * Can different resistors (e.g. because they are between the same nodes) be combined?
  
Zeile 35: Zeile 35:
 <WRAP pagebreak></WRAP><WRAP group><WRAP half column> <WRAP pagebreak></WRAP><WRAP group><WRAP half column>
  
-<WRAP right><panel type="default"> Abb. 1 \\ {{drawio>pic3_5_2_Aufgabe1 }} </panel></WRAP> \\  \\  \\  \\  \\  \\  \\  \\ <WRAP noprint>+<WRAP right><panel type="default"> Abb. 1 \\ {{drawio>pic3_5_2_Aufgabe1.svg}} </panel></WRAP> \\  \\  \\  \\  \\  \\  \\  \\ <WRAP noprint>
  
 ++++ Hints| ++++ Hints|
  
   * How high is the current flow into the inverting and non-inverting input of an ideal operational amplifier? What voltage drop would there be across a resistor whose one connection only leads to one input of the operational amplifier? ($R_3$)?   * How high is the current flow into the inverting and non-inverting input of an ideal operational amplifier? What voltage drop would there be across a resistor whose one connection only leads to one input of the operational amplifier? ($R_3$)?
-  * The operational amplifier always tries to output enough current at the output so that the required minimum voltage is between the inverting and non-inverting input $U_D$ results. How big can $U_D$ be accepted? Can this voltage also via a resistor ($R_4$) being constructed?+  * The operational amplifier always tries to output enough current at the output so that the required minimum voltage is between the inverting and non-inverting input $U_\rm D$ results. How big can $U_\rm D$ be accepted? Can this voltage also via a resistor ($R_4$) being constructed?
  
 ++++ ++++
Zeile 48: Zeile 48:
 </WRAP><WRAP half column> </WRAP><WRAP half column>
  
-<WRAP right><panel type="default"> Abb. 2 \\ {{drawio>pic3_5_2_Aufgabe2 }} </panel></WRAP>+<WRAP right><panel type="default"> Abb. 2 \\ {{drawio>pic3_5_2_Aufgabe2.svg}} </panel></WRAP>
  
  \\  \\  \\  \\  \\  \\  \\  \\ <WRAP noprint>  \\  \\  \\  \\  \\  \\  \\  \\ <WRAP noprint>
Zeile 54: Zeile 54:
 ++++ Hints| ++++ Hints|
  
-  * How much current must flow through $R_4=R$ so that the expected voltage $U_4$ results?+  * How much current must flow through $R_4 = R$ so that the expected voltage $U_4$ results?
   * How much current must flow through $R_2 = 2 \cdot R$ fließen?   * How much current must flow through $R_2 = 2 \cdot R$ fließen?
   * How much current must flow through $R_1 = R$? How high is the voltage at $R_1$?   * How much current must flow through $R_1 = R$? How high is the voltage at $R_1$?
Zeile 64: Zeile 64:
 <WRAP onlyprint> \\  \\  \\  \\  \\  \\  \\  \\ </WRAP> <WRAP group><WRAP half column> <WRAP onlyprint> \\  \\  \\  \\  \\  \\  \\  \\ </WRAP> <WRAP group><WRAP half column>
  
-<WRAP right><panel type="default"> Abb. 3 \\ {{drawio>pic3_5_2_Aufgabe3 }} </panel></WRAP> </WRAP><WRAP half column>+<WRAP right><panel type="default"> Abb. 3 \\ {{drawio>pic3_5_2_Aufgabe3.svg}} </panel></WRAP> </WRAP><WRAP half column>
  
-<WRAP right><panel type="default"> Abb. 4 \\ {{drawio>pic3_5_2_Aufgabe4 }} </panel></WRAP> </WRAP></WRAP>+<WRAP right><panel type="default"> Abb. 4 \\ {{drawio>pic3_5_2_Aufgabe4.svg}} </panel></WRAP> </WRAP></WRAP>
  
 <WRAP pagebreak></WRAP> <WRAP group><WRAP half column> <WRAP pagebreak></WRAP> <WRAP group><WRAP half column>
  
-<WRAP right><panel type="default"> Abb. 5 \\ {{drawio>pic3_5_2_Aufgabe5 }} </panel></WRAP> </WRAP><WRAP half column>+<WRAP right><panel type="default"> Abb. 5 \\ {{drawio>pic3_5_2_Aufgabe5.svg}} </panel></WRAP> </WRAP><WRAP half column>
  
-<WRAP right><panel type="default"> Abb. 6 \\ {{drawio>pic3_5_2_Aufgabe6 }} </panel></WRAP> </WRAP></WRAP>+<WRAP right><panel type="default"> Abb. 6 \\ {{drawio>pic3_5_2_Aufgabe6.svg}} </panel></WRAP> </WRAP></WRAP>
  
 <WRAP onlyprint> \\  \\  \\  \\  \\  \\  \\  \\ </WRAP> <WRAP group><WRAP half column> <WRAP onlyprint> \\  \\  \\  \\  \\  \\  \\  \\ </WRAP> <WRAP group><WRAP half column>
  
-<WRAP right><panel type="default"> Abb. 7 \\ {{drawio>pic3_5_2_Aufgabe7 }} </panel></WRAP> </WRAP><WRAP half column>+<WRAP right><panel type="default"> Abb. 7 \\ {{drawio>pic3_5_2_Aufgabe7.svg}} </panel></WRAP> </WRAP><WRAP half column>
  
-<WRAP right><panel type="default"> Abb. 8 \\ {{drawio>pic3_5_2_Aufgabe8 }} </panel></WRAP> </WRAP></WRAP>+<WRAP right><panel type="default"> Abb. 8 \\ {{drawio>pic3_5_2_Aufgabe8.svg}} </panel></WRAP> </WRAP></WRAP>
  
 <WRAP pagebreak></WRAP> <WRAP group><WRAP half column> <WRAP pagebreak></WRAP> <WRAP group><WRAP half column>
  
-<WRAP right><panel type="default"> Abb. 9 \\ {{drawio>pic3_5_2_Aufgabe9 }} </panel></WRAP> </WRAP><WRAP half column> </WRAP></WRAP>+<WRAP right><panel type="default"> Abb. 9 \\ {{drawio>pic3_5_2_Aufgabe9.svg}} </panel></WRAP> </WRAP><WRAP half column> </WRAP></WRAP>
  
 </WRAP></WRAP></panel> </WRAP></WRAP></panel>